

Low Power CMOS Process Technology

Scott Crowder

IBM, SRDC, East Fishkill, NY

Outline

- **What is Low Power?**
- **Process For Low Standby Power**
- **Process For Low Active Power**
- **Other Low Power Requirements**
- **Conclusions**

Power Components in Digital CMOS

- **Standby Power**
 - Power when no function is occurring
 - Critical for battery driven
 - Can be reduced through circuit optimization
 - Temperature dependent leakage current dominates power
- **Active Power**
 - Switching power plus passive power
 - Critical for higher performance applications
- **Other Sources of Power Consumption**
 - Analog & I/O Power
 - Some circuit configurations have current flow even w/o switching
 - Dynamic Memory Refresh Power
 - eDRAM, 1T SRAM require periodic refresh of data

Power Components (simple version)


Power = Switching Power + Passive Power

$$f * C * V * V \quad I(V,T) * V$$


Frequency Capacitance Voltage Current Voltage

Power Trends

Handheld Technology
High Vt Devices, 25C



Desktop Processor Technology
Base Devices, 10% Activity, 105C



What is Low Power in CMOS?

- **Depends on product application**
- **Examples**
 - #1: Handheld phone chip**
 - #2: Server microprocessor chip**

Example #1: Handheld Application

- **Key Attributes:**
 - **Battery Powered**
 - **In off-state significant portion of time**
 - **Standby condition at room temperature**
 - **Lawsuit if chip gets too hot**
 - **Standby dominates power requirements**
 - **Leakage current at room temperature dominates power**
- **What is Low Power Optimized Design?**
 - **Want highest performance @ given leakage current**

Example #2: Server Application

- **Key Attributes:**
 - Powered by electrical grid
 - Almost always on
 - Power condition at operating temperature
 - Lower power reduces packaging & cooling expense
 - Switching power dominated power requirements in past
 - Want lower capacitance, voltage at maximum frequency
 - Passive power at operating temperature now a major component
 - Want lower high temperature leakage current & lower voltage
- **What is Low Power Optimized Design?**
 - Want switching power to dominate
 - Want to maximize performance & modulate voltage to meet power requirements


One More Major Component: Cost

- **Critically important to technical solution**
- **Example #2: Server microprocessor**
 - Higher performance = higher end product price
 - Will add reasonable cost to enable performance
 - Higher cost process: strain engineering, added metal levels
 - Flip-chip packaging, heat sinks & fans
- **Example #1: Handheld application**
 - Market will not allow higher cost solutions
 - Lower power specifications
 - Focus on lowest cost process that meets market demand


Low Standby Power

Components of Passive Power

- Major components
 - Source leakage current
 - Sub threshold off-state current
 - Gate current
 - Tunneling current thru gate dielectric
 - Well current
 - Band-to-band tunneling current to well




IS: Source Sub threshold Leakage



- **Strong V_{th} dependence**
- **Strong Temperature dependence**


Under scaling Supply Voltage



- Higher performance at given leakage power by raising Vdd
- Vdd scaling has slowed dramatically for low standby power


Methods to Modulate IS Leakages

- Reverse Body Bias or Active Well




Reverse Body Bias

HIGH VT DEVICES




LOW VT DEVICES




Body bias dependence limited by IG & IW leakage

Leakage dominated by IS but low body effect

IG: Gate Leakage




Kraus, et al, IEEE TED Vol 52, No. 6 2005, page 1141



- **Function of gate dielectric material and thickness**
- **Low temperature dependence -> dominates at low T**


Methods to Reduce Gate Leakage: N




Kraus, et al, IEEE TED Vol 52, No. 6 2005, page 1141

- Increased Nitrogen concentration reduces gate leakage

Methods to Incorporate Nitrogen





Methods to Reduce Gate Leakage: High-K



High-k/Metal Gate Stack: $T_{inv} = 14.5\text{A}$, $T_{oxGL} = 16\text{A}$

Benefits	Issues
<ul style="list-style-type: none">• >1000x lower IG• Lower T_{inv} at same IG to enable device scaling	<ul style="list-style-type: none">• V_{th} control (WF engineering)• Charge trapping• Mobility degradation• Increased complexity


Gate Workfunction Tuning




- Optimized high-k dielectric stack reduces pFET V_t shift by 200~300 mV
- Selective use of ultra-thin interface/surface modification layers

M. M. Frank et al VLSI-TSA 2005

IW: Tunneling & Trap-Assisted Current



Schematic of IW sources





Relative Contribution of IW

- Band to band tunneling increases with doping levels & steeper gradients
- Gate field enhanced tunneling increases with thinner gate dielectric
- Reduction of trap assisted current varies with cause

Methods to Reduce Junction Leakages

- Leakage modulated primarily by transistor doping profiles




NFET Junction Leakage vs. Halo Angle

PFET Junction Leakage vs. S/D Energy

Ref: Hook, ACEED 2005

Low Active Power

Components of Active Power

$$\text{Power} \sim f * C * V * V + I(V, T) * V$$


Voltage

Higher Transistor Performance at Same Leakage



Same Fmax at Lower Voltage



Lower Active Power

Performance Scaling



Traditional performance scaling: Shorter Gate Length
Higher Gate Capacitance (IG)
Shallower Junctions (IW)
Lower Threshold Voltage (IS)
Lower Supply Voltage

All did not scale in
65nm technology






Higher performance with: Higher Supply Voltage
Higher Inversion Capacitance
Higher Mobility

Mobility Innovation: Stress Memory




[Chan, CICC '05]

Mobility Innovations: Strained Liner




[Chan, CICC '05]

Mobility Innovations: Embedded SiGe




PFET Liner Mobility Enhancement




Embedded SiGe Cross-section

- Introduces compressive stress
- Lowers contact resistance

Mobility Innovations: $\langle 100 \rangle$ PFET




Mobility Innovations: $\langle 100 \rangle$ PFET




- Significant boost in PFET current without added process steps
- Loss of ability to increase current with compressive stress

Mobility Innovations: Hybrid Orientation

- 110 surface:
2x higher PFET μ
>2x lower NFET μ
- Hybrid Orientation
 - 110 for PFET
 - 100 for NFET



- Process Challenges:
- Low defect epitaxy
 - Planarization
 - Trench isolation



Inversion Capacitance: Metal Gates

Stability <700C
Stability >700C
 * = NFET; **=PFET

1	IA											13	14	15	16	17	18
												IIIA	IVA	VA	VIA	VIIA	VIIIA
H	IIA											B	C	N	O	F	Ne
Li	Be	3	4	5	6	7	8	9	10	11	12						
Na	Mg	IIIB	IVB	VB	VIB	VIB	VIII		IB	IIB		Al*	Si	P	S	Cl	Ar
K	Ca	Sc	Ti*	V*	Cr	Mn*	Fe	Co**	Ni**	Cu	Zn	Ga	Ge	As	Se	Br	Kr
Rb	Sr	Y	Zr*	Nb*	Mo	Tc	Ru	Rh**	Pd**	Ag	Cd	In	Sn	Sb	Te	I	Xe
Cs	Ba	La*	Hf*	Ta*	W	Re**	Os	Ir**	Pt**	Au	Hg	Tl	Pb	Bi	Po	At	Rn
Fr	Ra	Ac**															
		*	Ce	Pr	Nd	Pm	Sm	Eu	Gd	Tb	Dy	Ho	Er	Tm	Yb	Lu	
		**	Th	Pa	U	Np	Pu	Am	Cm	Bk	Cf	Es	Fm	Md	No	Lr	


Metals 3-5 nm thick on 500 nm SiO₂, anneal 3 °C/s up to 1000 °C in FG

Binary/ternary alloys: W₂N*, Ta₂N*, TaN*, TaSiN*, RuO₂**, CoSi₂, NiSi



- Metal gate incorporation to remove gate depletion
- Holy Grail: Band edge workfunction & thermally stable

Metal Gate Integration Options: FuSi


“One Step”




Anneal, ↓ Strip, Anneal




“Two Steps”



Metal ↓ Deposition




Anneal, ↓ Strip, Anneal



Silicide


Challenges for FuSi

- **Dual Workfunction creation**
 - **Alloys**
 - **Doping**
 - **Phase change**



- **Workfunction control & stability**
- **Variation with gate density & size**

Metal Gate Integration Options: Replacement Gate





Challenges:

- Integration of different workfunction metals: high complexity
- High-k deposition on small gate area
- ALD probably required for gate metal

Metal Gate Workfunction Stability

- Workfunction of integrated metal gates has strong dependence on deposition & annealing conditions



[E. Cartier, VLSI '05]


- Potential root causes of workfunction shifts
 - Metal induced gap states (MIGS)
 - Oxide charge (O vacancies) in HfO_2
 - Oxidation of interfacial metal
 - Hf-diffusion into metal (WF change)
 - Dipole layers at $\text{SiO}_2/\text{HfO}_2$ interface

Memory Limitation to Voltage Scaling

- **SRAM cell stability limits scaling of array Vdd**
 - **V_{th} mismatch due to dopant fluctuation in best case is constant with scaling**
 - Lack of gate dielectric scaling has caused it to increase
 - **Reduction of all other components of mismatch critical**

- **Design Options**

- Larger cells
- Separate array Vdd
- Alternative cells/memory
 - 8T SRAM
 - eDRAM




Butterfly curve comparison for scaled cells

Components of Switching Power


$$\text{Power} \sim f * C * V * V$$

↑
Capacitance



Transistor



Metallization



Capacitance Reduction: SOI




- Reduction of area diffusion capacitance to negligible level
- Reduction of perimeter capacitance with film scaling
- Additional AC drive current benefit from gate coupling

Options to Gate Capacitance Scaling

- **Need better electrostatic control to scale L_G**
 - **Higher gate inversion capacitance**
 - **High-K gate dielectric material to reduce EOT**
 - **Metal gate material to eliminate gate depletion**
 - **Fully depleted double gate structures**
 - **Better channel control through structural change**
- **L_G must decrease more than C_{inv} increases**



Capacitance Scaling with Metal Gate

- L_G must decrease to prevent capacitance increase



- **Short channel effect degradation when metal gate workfunction deviates too far from band edge**
 - Lose portion of performance benefit and most of power benefit


One Double Gate Structure: FinFET



Process Challenges:

- Fin creation and control
- Source/drain resistance engineering
- Contact formation and control

BEOL Capacitance Scaling



Performance $\sim R * C$



Capacitance $\sim k_{\text{eff}} * h / \text{space}$

Resistance $\sim \rho / (h * w)$

Reduce inter-level dielectric constant \Rightarrow lower capacitance


Reduce resistance \Rightarrow lower height \Rightarrow lower capacitance

Capacitance Scaling: Reducing BEOL k





- **Multiple porous dielectric options with $k < 2.4$**
 - Spin-on and CVD deposition options
- **All materials have lower material strength as k decreases**
 - Optimization of BEOL stack & packaging required

Capacitance Scaling: Scaling h



- Copper will continue to be material for low ρ metallization

Capacitance Scaling: Scaling h




ITRS 45nm PVD liners demonstrated



Cu BEOL using Ru liner

- **Scaling requires thinner liner & seed films**
 - 45nm dimensions demonstrated
 - Porous dielectrics must be compatible with thin liner to have benefit
- **ALD liner & Cu seed reduction provide opportunity for additional scaling**

Passives Scaling: BEOL Capacitors





Native BEOL capacitor



- Benefit of scaling: better “free” BEOL capacitors
- Good tolerance due to averaging over many levels

Passives Scaling: Decoupling Capacitors



Trench Capacitors

- Gate capacitor scaling not possible with low passive power
- >10x reduction in area & >100x reduction in leakage with trench capacitors

Conclusions: Handheld Low Power

- **Standby power dominated**
- **Choices:**
 - **Add strain engineering without gate scaling**
 - **Add high-K dielectrics to enable gate scaling**
 - **Add design complexity to modulate leakage**
- **Decision will be driven by lowest cost solution**

Conclusions: Plugged In Low Power

- **Active Power Dominated**
- **Performance elements added as developed**

- **Choices:**
 - **Lower supply voltage**
 - May require new memory choice
 - **Add design complexity to reduce both switching and passive power**
 - Voltage islands, clock gating, etc...